Abstract-Motivated by the importance of hardware implementation in practical turbo decoders, a simplified, yet effective, n-input max * approximation algorithm is proposed with the aim being its efficient implementation for very low-complexity turbo decoder hardware architectures. The simplification is obtained using an appropriate digital circuit for finding the first two maximum values in a set of n data that embeds the computation of a correction term. Various implementation results show that the proposed architecture is simpler by 30%, on average, than the constant logarithmic-maximum a posteriori (Log-MAP) one, in terms of chip area with the same delay. This comes at the expense of very small performance degradation, in the order of 0.1 dB for up to moderate bit error rates, e.g., 10 −5 , assuming binary turbo codes. However, when applying scaling to the extrinsic information, the proposed algorithm achieves almost identical Log-MAP turbo code performance for both binary and double-binary turbo codes, without increasing noticeably the implementation complexity.
where f c (x) = log (1 + exp{−x}) been usually referred to as correction term. Indeed, many research works, including [4] [5] [6] [7] [8] , [11] , concentrate on low-complexity implementations of (1) . Even if low-complexity algorithms for the computation of the two-input max * operation lead to these previously published efficient architectures, in this paper it is shown that further hardware complexity can be saved by analyzing the n-input max * operation as a whole.
Specifically, this paper is motivated by [12] , where it was shown that by exploiting the Chebyshev inequality the n-input max * operation can be approximated as max * {X } ≈ y 1 + log[(1 + K 1 exp{−δ})] + K 2 (2) where X = {x 1 , . . . , x n } is the set of the n input values, y 1 = max{X }, y 2 = max{X \ y 1 } are the first and second maximum values in X , respectively, δ = y 1 − y 2 , K 1 = (n − 1)/n, and K 2 = log[2n/(n + 1)]. To the best of our knowledge, the only implementations of the n-input max * operation presented in [12] , which are available in the open technical literature, are the ones proposed in [13] and [14] . In particular, [13] describes the design and implementation of a radix-16 modified Log-MAP decoder architecture based on [12] that achieves a maximum throughput of 502 Mb/s and outperforms, in terms of chip power efficiency, previously published MAP processors available in the open technical literature. Furthermore, in [14] , it has been shown that both the Log-MAP approximation of (2) and the constant Log-MAP algorithm [4] achieve nearly an optimal bit error rate (BER) performance. However, the Log-MAP architecture presented in [14] for approximating (2) was more complex than n − 1 instances of the constant Log-MAP architecture [4] . Thus, the efficient hardware implementation of (2) leading to a very low-complexity turbo decoding architecture is still an open problem. Motivated by the above, this paper has the following contributions: 1) it shows that (2) can be further simplified without compromising its near optimal turbo code BER performance and 2) it obtains a very low-complexity Log-MAP architecture, which is significantly simpler than the constant Log-MAP architecture. The design of this novel n-input max * approximation is based upon: 1) the search of the first two maximum values among the n possible inputs and 2) the use of a constant correction term added to the first maximum value. As it will be shown in the subsequent Section IV of this paper, the proposed architecture not only requires lower area than constant Log-MAP algorithm [4] (e.g., 30% area savings, on average, 0018-9456 © 2013 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. with the same delay for both architectures) but it is also simpler than the solutions presented in [13] and [14] . Furthermore, when applying scaling to the extrinsic information almost identical Log-MAP turbo code BER performance is obtained with the proposed algorithm for both binary and double-binary turbo codes. Hardware complexity results are also provided for some practical implementations of MAP decoders based on the universal mobile telecommunication system-long-term evolution (UMTS-LTE) [15] , Consultative Committee for Space Data Systems (CCSDS) [3] , and Worldwide Interoperability for Microwave Access (Wi-MAX) [16] turbo codes. It is shown that for these codes, the proposed n-input max * architecture features the lowest area among the Log-MAP implementations. This paper is structured as follows. After the introduction, Section II details the proposed simplified n-input max * architecture, leading to very low-complexity turbo decoding hardware architecture. Section III deals with the BER performance evaluation results of the proposed n-input max * approximation algorithm and comparison against other algorithms for both binary and double-binary turbo codes. Next, Section IV shows the hardware implementation results of the proposed simplified architecture, including some practical implementations and comparisons of MAP decoders based on the UMTS-LTE, CCSDS, and Wi-MAX turbo codes. Finally, in Section V conclusion is drawn.
II. SIMPLIFIED n-INPUT max * ARCHITECTURE Since K 2 in the right-hand side of (2) is a positive constant it can be ignored in the iterative decoding process and for large values of n, K 1 ≈ 1, so (2) is further simplified to
The implementation of (3) relies on finding y 1 , y 2 , computing δ and then applying to y 1 a correction term that depends on δ. An efficient architecture, based on a tree structure of maximum-value generators (MVGs), has been proposed in [17] and generalized in [18] for finding y 1 and y 2 in a set of n elements. The structure used for n inputs (n-MVG) in [17] is derived recursively from two (n/2)-MVG architectures and three maximum-value units (MVUs), as shown in Fig. 1(a) and (b), where s is the sign of A − B. This tree structure is the best known architecture to find y 1 and y 2 . Therefore, a straightforward implementation of (3) is composed of an n-MVG architecture followed by a substractor to compute δ, a lookup table (LUT), which stores precomputed f c (δ) values and an adder. To improve this solution, it is shown here, for the first time in the open technical literature, that: 1) f c (δ) in (3) can be effectively implemented resorting to a modified version of the approximation proposed in [4] for (1) and 2) a modified version of the MVG-based architecture is proposed to incorporate the generation of the correction term.
As a previous art baseline and for comparison purposes, the numerical results reported in [8] show that the constant Log-MAP algorithm is the lowest complexity Log-MAP approximation with near-optimal turbo code BER performance. The constant Log-MAP algorithm can be described as follows: A 2's complement p-bit fixed-point data representation with three fractional bits (i.e., m = 3) approximates the smallest nonzero value of f c (x) as 1/8. Thus, there exist a value ±x, such that f c (|x|) = 1/8 (|x| ≈ 2). Therefore, if |x| ≥ 2 then f c (x) ≈ 0. On the other hand, according to [4] , when |x| < 2, f c (x) can be approximated by its mean value in [0, 2), that is f c (x) ≈ 1/2 · 
resulting in a simple logic circuit to selectively add a constant to the output of the maximum selection circuit [4] .
In particular, the constant Log-MAP algorithm achieves area savings of 40% with a BER performance loss of 0.03 dB compared with Log-MAP turbo decoding [4] . In this paper, it is shown that the complexity of the constant Log-MAP algorithm can be reduced more by implementing the correction term f c (x) as follows. Since δ ≥ 0 the implementation of f c (δ) in (3) 
where (·) and represent the NOT and OR logic operations, respectively. Since δ is already computed inside the n-MVG architecture, the architectures of two-MVG and MVU blocks are modified to embed the computation of c 0 into the n-MVG architecture, so as to obtain z = y 1 + f c (δ). To the best of our knowledge this is a novel contribution, the implementation of which is explicitly shown by the gray-shaded blocks in Fig. 1(a) and (b) . Therefore, the whole implementation of (3) can be obtained by introducing a few additional gates in the n-MVG architecture. Clearly, the proposed implementation for the correction term takes advantage of δ ≥ 0, so that the complexity of the proposed correction term is roughly half the complexity of the correction term of the constant Log-MAP algorithm.
III. BER PERFORMANCE EVALUATION
In this section, the proposed n-input max * approximation method is evaluated in terms of turbo code BER performance versus E b /N o , where E b is the bit energy and N o is the onesided power spectral density of an additive white Gaussian noise channel. In particular, performance evaluation results have been obtained for the following algorithms: 1) constant Log-MAP [4] ; 2) the proposed algorithm from (3) and (4); 3) Log-MAP with 3-b LUT [1] ; and 4) the least complex MaxLog-MAP algorithm [1] . A 16-states turbo code is considered with overall coding rate equal to R = 1/2 and generator polynomials (1, 33/23) o in octal form representing the feedforward and backward polynomials, respectively. This turbo code is used in the CCSDS standard [3] . An information sequence of N = 10 3 bits is considered with the total number of transmitted frames being 10 6 . To ensure the accuracy of the performance evaluation results, in the simulation experiments at least 100-b errors have been counted for each performance point, which has been obtained. A pseudorandom turbo interleaver is considered and at the receiver a maximum of 10 decoding iterations are performed. The modulation type has been selected to be binary phase-shift keying (BPSK). As in Fig. 2 , but considering a QPSK modulation format and employing a double-binary turbo code as in the Wi-MAX standard [16] with different coding rates R.
Additionally, a double-binary turbo code is considered having eight-states component convolutional codes as proposed in Wi-MAX standard [16] with the overall coding rates R = 1/3, 2/3, and 4/5, and information sequence length of N = 752 bit couples (MPEG packets). The modulation type in this case is quadrature phase-shift keying (QPSK). At the receiver, a maximum of 10 decoding iterations are performed. Notice that in computer-based simulations, BPSK/QPSK modulation is implemented with an antipodal baseband signaling representation, i.e., carrier frequency is not considered.
As shown in Figs. 2 and 3 , the proposed algorithm shown with dashed lines always achieves the near-optimal BER performance, which is significantly better than the equivalent performance achieved by the Max-Log-MAP algorithm. The proposed algorithm is slightly inferior to the performance of the constant Log-MAP algorithm up to moderate BERs (e.g., performance degradation less than 0.1 dB at BER = 10 −5 assuming the binary turbo code of Fig. 2 ) since the former algorithm is a simplified version of the latter algorithm. It is also observed from Fig. 2 that at low BERs, e.g., 10 −6 the proposed algorithm achieves essentially identical performance with both constant Log-MAP and Log-MAP algorithms. As additionally shown in Fig. 3 , the BER performance degradation between the proposed algorithm and the constant Log-MAP becomes even smaller for the double-binary turbo code since for this turbo code the BER performance difference between the Log-MAP and Max-Log-MAP is smaller than in the case of binary turbo code [19] . Especially, for R > 1/2 it is observed that the proposed algorithm achieves an identical performance with both constant Log-MAP and Log-MAP algorithms at BER = 10 −6 and lower. To further improve the BER performance, constant scaling to the extrinsic information has been applied [19] , [20] , which adds a very small increase in the implementation complexity, i.e., two extra multiplications per decoding iteration. This is denoted as sc in Table I . The best performing values for scaling were found by trial and error for all the investigated algorithms, although they can be computed analytically offline using extrinsic information transfer charts at the expense of small complexity increase [21] . The obtained performance evaluation results for both binary and double-binary turbo codes with constant scaling are summarized in Table I . From this table, it is noticed that scaling improves BER performance and the proposed algorithm achieves an essentially optimal BER performance for both binary and double-binary turbo codes.
IV. HARDWARE IMPLEMENTATION
Apart from the detailed BER performance evaluation results presented earlier, in this section, the proposed n-input max * approximation method is evaluated in terms of hardware complexity. In Table II , the proposed n-input max * architecture (denoted as C) is compared in terms of area (A) and delay (D) with two tree structures being implemented as: 1) two-input Log-MAP with 3-b LUT architecture (denoted as A) [1] and 2) two-input constant Log-MAP architecture (denoted as B) [4] . Postsynthesis results have been obtained via Synopsys Design Compiler on a 90-nm standard cell technology for n = 4, 8, 16 and p = 8, 12, 16 being the number of inputs for the max * operation and the data width, respectively. All the implementations rely on m = 3 fractional bits, for this reason p − m integer bits are assumed. Various experimental results have confirmed that the proposed architecture is not only significantly smaller than the ones obtained by recursively applying the Log-MAP LUT-based and constant Log-MAP approximation, but it can also run at higher clock frequency as it features lower delay. As an example, assuming n = 16 and p = 16 in Table II , the proposed n-input max * architecture requires 5768 equivalent gates for a minimum delay of 2 ns, whereas the two-input constant Log-MAP architecture requires 7312 equivalent gates for a minimum delay of 2.8 ns. Thus, the proposed n-input max * architecture features 21% less area and has 28.5% lower delay than the two-input constant Log-MAP architecture [4] . However, to have a fair area comparison the architectures should have the same delay. Thus, the delay constraint of the proposed architecture has been relaxed, namely the logic synthesizer has been constrained to achieve D B that is the same minimum delay D of the constant Log-MAP architecture B. The corresponding implementation results are shown in the last column of Table II . As it can be observed, the complexity saved by the proposed architecture is approximately 30%, on average, as compared with the complexity of the constant Log-MAP architecture, under the condition to achieve the same delay D B .
In [13] , the n-input max * operation presented in [12] is adopted for the design of a power efficient Log-MAP decoder. Unfortunately, in [13] only complexity results of the whole MAP decoder are given. Thus, for a fair comparison the n-input max * architecture proposed in [13] that is sized for n = 16, p = 11 and relies on three stages, has been also implemented. The first stage contains a dynamic range selector to find b, the position of the leading 1 bit in the p bits of the n input data, where b is the most significant bit. The second stage performs a coarse search of y 1 using only three bits for each input. The third stage uses the four least significant bits of each input to refine the search of y 1 , identify y 2 , and compute f c (δ). Postsynthesis results for the same 90-nm standard cell technology used for the proposed architecture show that the three-stage architecture presented in [13] , denoted as T , requires A T = 3513 equivalent gates for a minimum delay D T = 2.45 ns. For the same parameters (n = 16, p = 11), the architecture proposed in this paper, requires A C = 3976 equivalent gates for a minimum delay of D C = 1.95 ns.
Considering the same minimum delay as the three-stage architecture (D T = 2.45 ns), the area of the proposed architecture reduces to A C @D T = 3027 equivalent gates, which is 14% less than A T . Regarding the area required to implement a MAP decoder based on the proposed n-input max * architecture, further novel results are shown for the UMTS-LTE [15] and CCSDS [3] (see Table III ) as well as the Wi-MAX [16] (see Table IV ) turbo code decoders. For binary codes (UMTS-LTE and CCSDS) the proposed n-input max * architecture can be exploited only in the computation of the a posteriori information. Thus, columns labeled as APO in Tables III and IV refer to the area of the hardware block required to compute the a posteriori information. Indeed, the computation of the a posteriori information requires us to: 1) add forward state metrics, backward state metrics, and branch metrics; 2) compute two and four max * operations for binary and double-binary codes, respectively, where each max * operation has a number of input values equal to the number of trellis states of the component convolutional code; and 3) perform one and three subtractions to compute the a posteriori information for binary and doublebinary codes, respectively. Therefore, columns labeled as APO in Tables III and IV list a realistic result of the complexity reduction achievable in a MAP decoder with the proposed n-input max * architecture. On the other hand, for doublebinary codes, the proposed n-input max * architecture can be exploited to reduce the complexity of the computation of forward (α) and backward (β) state metrics as well. The computation of state metrics has been accomplished by following the wrapping technique proposed in [22] for Viterbi decoding, and which has been employed subsequently for turbo decoding [23] , [24] . The computation of a posteriori information has been implemented by extending the data width to prevent the overflow and performing saturation on the extrinsic information. The implementation results of Tables III and IV show that the proposed n-input max * architecture features the lowest area among the Log-MAP implementations in all the considered cases, even when compared with Log-MAP delta proposed recently in [14] . Results shown in Table III also highlight that with the proposed n-input max * architecture the amount of saved area increases as long as n increases. Indeed, more area is saved in the CCSDS case (n = 16) than in the UMTS-LTE case (n = 8). Moreover, by comparing the results in Table IV with the equivalent ones in Table III it is observed that for eight-state codes (UMTS-LTE versus Wi-MAX turbo codes) the proposed n-input max * architecture is more effective in reducing the area of double-binary codes (Wi-MAX) than the area of binary ones (UMTS-LTE). This figure of merit relies on the fact that in binary codes the proposed n-input max * architecture is used twice in the computation of the a posteriori information, whereas in double-binary codes it is used four times. Moreover, in double-binary codes the proposed n-input max * architecture can be exploited in the computation of state metrics as well.
V. CONCLUSION
A novel approximation for the n-input max * operation has been proposed and its efficient hardware architecture was explicitly shown. Both simulation and experimental hardware results confirmed that the proposed approximation requires from 21% to 38% smaller area than the constant Log-MAP algorithm with the same delay, while maintaining the near optimal Log-MAP turbo code performance, especially when scaling was applied in the extrinsic information. Furthermore, the proposed n-input max * architecture required 14% lower complexity than the three-stage one recently presented in [13] with the same delay. Hardware complexity results were also provided for some practical implementations of MAP decoders based on UMTS-LTE [15] , CCSDS [3] , and Wi-MAX [16] turbo codes showing that the proposed n-input max * architecture features the lowest area among Log-MAP implementations.
